×
WISH LESS WORK MORE.
--Your friends at LectureNotes
Close

VLSI Design

by Amity Kumar
Type: NoteInstitute: Amity School of Engineering Specialization: Computer Science EngineeringOffline Downloads: 204Views: 5923Uploaded: 9 months agoAdd to Favourite

Share it with your friends

Suggested Materials

Leave your Comments

Contributors

Amity Kumar
Amity Kumar
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:i) ii) iii) iv) v) SSI:- (10-100) transistors => Example: Logic gates MSI:- (100-1000) => Example: counters LSI:- (1000-20000) => Example:8-bit chip VLSI:- (20000-1000000) => Example:16 & 32 bit up ULSI:- (1000000-10000000) => Example: Special processors, virtual reality machines, smart sensors Moore’s Law:“The number of transistors embedded on the chip doubles after every one and a half years.” The number of transistors is taken on the y-axis and the years in taken on the xaxis. The diagram also shows the speed in MHz. the graph given in figure also shows the variation of speed of the chip in MHz. Figure 1. Moore’s law 1
The graph in figure2 compares the various technologies available in ICs. Figure 2.Comparison of available technologies From the graph we can conclude that GaAs technology is better but still it is not used because of growing difficulties of GaAs crystal. CMOS looks to be a better option compared to nMOS since it consumes a lesser power. BiCMOS technology is also used in places where high driving capability is required and from the graph it confirms that, BiCMOS consumes more power compared to CMOS. Levels of Integration:i) ii) iii) iv) v) Small Scale Integration:- (10-100) transistors => Example: Logic gates Medium Scale Integration:- (100-1000) => Example: counters Large Scale Integration:- (1000-20000) => Example:8-bit chip Very Large Scale Integration:- (20000-1000000) => Example:16 & 32 bit up Ultra Large Scale Integration:- (1000000-10000000) => Example: Special processors, virtual reality machines, smart sensors 2
Basic MOS Transistors: Why the name MOS? We should first understand the fact that why the name Metal Oxide Semiconductor transistor, because the structure consists of a layer of Metal (gate), a layer of oxide (Sio2) and a layer of semiconductor. Figure 3 below clearly tell why the name MOS. . Figure 3.cross section of a MOS structure We have two types of FETs. They are Enhancement mode and depletion mode transistor. Also we have PMOS and NMOS transistors. In Enhancement mode transistor channel is going to form after giving a proper positive gate voltage. We have NMOS and PMOS enhancement transistors. In Depletion mode transistor channel will be present by the implant. It can be removed by giving a proper negative gate voltage. We have NMOS and PMOS depletion mode transistors. N-MOS enhancement mode transistor:This transistor is normally off. This can be made ON by giving a positive gate voltage. By giving a +ve gate voltage a channel of electrons is formed between source drain. P-Mos enhancement mode transistors:This is normally on. A Channel of Holes can be performed by giving a –ve gate voltage. In P-Mos current is carried by holes and in N-Mos its by electrons. Since the mobility is of holes less than that of electrons P-Mos is slower. 3
N-MOS depletion mode transistor:This transistor is normally ON, even with Vgs=0. The channel will be implanted while fabricating, hence it is normally ON. To cause the channel to cease to exist, a – ve voltage must be applied between gate and source. NOTE: Mobility of electrons is 2.5 to 3 times faster than holes. Hence P-MOS devices will have more resistance compared to NMOS. Enhancement mode Transistor action:- 4

Lecture Notes