×
I'm working hard to be someone I'll be proud of.
--Your friends at LectureNotes
Close

Note for DIGITAL DESIGN THROUGH VERILOG HDL - DDTV By Mitu Baral

  • DIGITAL DESIGN THROUGH VERILOG HDL - DDTV
  • Note
  • 3 Topics
  • 801 Views
  • 27 Offline Downloads
  • Uploaded 11 months ago
Mitu Baral
Mitu Baral
0 User(s)
Download PDFOrder Printed Copy

Share it with your friends

Leave your Comments

Text from page-1

Digital System Design Using VHDL Mitu Baral, NIST, Berhampur

Text from page-2

Session 1 Contents • • • • • Introduction to VHDL VHDL VS software languages Entity declaration Types of Architecture Behavioral Architecture example of Full adder and SR Latch design.

Text from page-3

Introduction to VHDL •VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language. •VLSI Industry Requirement: Verification of Complex VLSI IC Design is is very difficult by using PSPICE tool. The complexity of the IC made the necessity of developing computer aided design tool to verify functional as well as timing characteristic of VLSI ICs. •Source of VHDL: In the mid-1980’s the U.S. Department of Defense and the IEEE sponsored the development of this hardware description language with the goal to develop very highspeed integrated circuit.

Text from page-4

Other HDL’s The other widely used hardware description language is Verilog. VHDL and Verilog both are powerful. A third HDL language is ABEL (Advanced Boolean Equation Language) which was specifically designed for Programmable Logic Devices (PLD). ABEL is less powerful than the other two languages and is less popular in industry.

Lecture Notes