INTRODUCTION § The VHSIC Hardware Description Language (VHDL) is an industry standard language used to describe hardware from the abstract to concrete level. § The language not only defines the syntax but also defines very clear simulation semantics for each language construct. § It is strong typed language and is often verbose to write. § Provides extensive range of modeling capabilities,it is possible to quickly assimilate a core subset of the language that is both easy and simple to understand without learning the more complex features.
Why Use VHDL? § Quick Time-to-Market • Allows designers to quickly develop designs requiring tens of thousands of logic gates • Provides powerful high-level constructs for describing complex logic • Supports modular design methodology and multiple levels of hierarchy § One language for design and simulation § Allows creation of device-independent designs that are portable to multiple vendors. Good for ASIC Migration § Allows user to pick any synthesis tool, vendor, or device
BASIC FEATURES OF VHDL § CONCURRENCY. § SUPPORTS SEQUENTIAL STATEMENTS. § SUPPORTS FOR TEST & SIMULATION. § STRONGLY TYPED LANGUAGE. § SUPPORTS HIERARCHIES. § SUPPORTS FOR VENDOR DEFINED LIBRARIES. § SUPPORTS MULTIVALUED LOGIC.