×
A DAY WITHOUT LEARNING IS A DAY WASTED
--Your friends at LectureNotes
Close

DIGITAL DESIGN THROUGH VERILOG HDL

by Guguloth Surendar
Type: PracticalCourse: B.Tech Specialization: Electronics and Communication EngineeringDownloads: 5Views: 65Uploaded: 7 months agoAdd to Favourite

Touch here to read
Page-1

DIGITAL DESIGN THROUGH VERILOG HDL by Guguloth Surendar

Experiment:
Guguloth Surendar
Guguloth Surendar

/ 50

Share it with your friends

Suggested Materials

Leave your Comments

Contributors

Guguloth Surendar
Guguloth Surendar
VERILOG HDL LAB MANUAL EXPERIMENT NO: 01 INTRODUCTION - XILINX Xilinx ISE is a software tool produced by Xilinx for synthesis and analysis of HDL designs, which enables the developer to synthesize ("compile") their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.In our Lab, the scope is limited to design and analyze the design using test benches & simulation. The following is the step by step procedure to design in the Xilinx ISE: 1. New Project Creation Once the Xilinx ISE Design suite is started, open a new project & enter your design name and the location path. By default ‘HDL’ is selected as the top-level source type. (If not, please select Top-level source type as ‘HDL’) Dept. of ECE,MIST POLYTECHNIC Page 1
VERILOG HDL LAB MANUAL 2.Continue to the next window and check if the Preferred Language is selected as ‘Verilog’ 3. Proceed by clicking ‘Next’ and create a ‘New Source’ using the ‘Create New Source’ Window Dept. of ECE,MIST POLYTECHNIC Page 2
VERILOG HDL LAB MANUAL 4. Select the source type as ‘Verilog Module’ and input a filename and proceed to ‘Next’. In the next window ‘Define Module’ enter the ports. Dept. of ECE,MIST POLYTECHNIC Page 3
VERILOG HDL LAB MANUAL 5. Finish with the New project setup with the ‘Summary’ window. Dept. of ECE,MIST POLYTECHNIC Page 4

Lecture Notes