×
DON'T FORGET THE LIFESTYLE YOU HAVE PROMISED TO YOURSELF.
--Your friends at LectureNotes
Close

Lab Manuals for Electronic Devices and Circuits - EDC By sri lekha

  • Electronic Devices and Circuits - EDC
  • Practical
  • 35 Views
  • Uploaded 4 months ago
Sri Lekha
Sri Lekha
0 User(s)
Download PDFOrder Printed Copy

Share it with your friends

Leave your Comments

Text from page-1

EXPERIMENT 1 REALIZATION OF GATES USING DISCRETE COMPONENTS Aim: To construct logic gates OR, AND, NOT, NOR, NAND gates using discrete components and verify their truth tables Apparatus: 1. Electronic circuit designer 2. Resistors 10k,1k,220ohms 3. Transistors 2N2222(NPN) 4. Diodes 1N 4001 5. Connecting wires Circuit Diagrams: TRUTH TABLE OR Gate A B Y 0v 0v 0v 0v 5v 5v 5v 0v 5v 5v 5v 5v D1N4002 D1N4002 Y V1 A V2 B 10k 1

Text from page-2

AND Gate +5V 1k D1N4002 Y V2 A A B Y 0v 0v 0v 0v 5v 0v 5v 0v 0v 5v 5v 5v D1N4002 B NOT Gate +5V 10k A Y 0v 5v 5v 0v A B Y 0v 0v 5v 0v 5v 0v 5v 0v 0v 5v 5v 0v Y 1k Q2N2222 A NOR Gate +5V D1N4002 10 k Y D1N4002 A 1k Q2N2222 B

Text from page-3

NAND Gate +5V 1k 10 k A B Y 0v 0v 5v 0v 5v 5v 5v 0v 5v 5v 5v 0v D1N4002 Y D1N4002 A D1N4002 Q2N2222 B Procedure: 1. Connections are made as per the circuit diagram 2. Switch on the power supply 3. Apply different combinations of inputs and observe the outputs; compare the outputs with the truth tables. Precautions: All the connections should be made properly. Result: Different logic gates are constructed and their truth tables are verified. Questions: 1. Explain the operation of each circuit.

Text from page-4

EXPERIMENT 2 BINARY ADDERS AND SUBTRACTORS Aim: - To design and construct Half-adder, Full-adder, Half-subtractor, Full- subtractor Apparatus: 1. IC’s - 7486, 7432, 7408, 7400 2. Electronic Circuit Designer 3. Connecting patch chords. Circuit Diagram:- TRUTH TABLE Half Adder: 1 X 7486 3 S 2 Y 1 7408 3 A B S C 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 C 2 2 Full Adder: 1 X 3 7486 Y 2 Z S 1 2 7486 3 1 3 2 2 1 7408 3 C 1 7408 7432 3

Lecture Notes